G-AETCAM: Gate-Based Area-Efficient Ternary Content-Addressable Memory on FPGA
نویسندگان
چکیده
منابع مشابه
FPGA based Ternary Content Addressable Memory using SRAM
Ternary content addressable memory, TCAM is a semiconductor memory device, operates for determining a match between received search data and stored data in TCAM bitcells. TCAM performs high speed lookup operations, but when compared to RAM technology the conventional TCAM circuitry suffers from certain limitations such as low access time, low storage capacity, circuit complexity and much high c...
متن کاملVirtually Cool Ternary Content Addressable Memory
Fast content addressable data access mechanisms have compelling applications in today’s systems. Many of these exploit the powerful wildcard matching capabilities provided by ternary content addressable memories. For example, TCAM based implementations of important algorithms in data mining been developed in recent years; these achieve an an order of magnitude speedup over prevalent techniques....
متن کاملHeterogeneous graphene-CMOS ternary content addressable memory
Leveraging nanotechnology for computing opens up exciting new avenues for breakthroughs. For example, graphene is an emerging nanoscale material and is believed to be a potential candidate for post-Si nanoelectronics due to high carrier mobility and extreme scalability. Recently, a new graphene nanoribbon crossbar (xGNR) device was proposed which exhibits negative differential resistance (NDR)....
متن کاملStraintronic magneto-tunneling-junction based ternary content addressable memory
memory S. Dey Manasi, M. M. Al Rashid, J. Atulasimha, S. Bandyopadhyay, and A. R. Trivedi Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL 60607 USA Department of Mechanical and Nuclear Engineering, Virginia Commonwealth University USA, Richmond, VA 23284, USA Department of Mechanical and Nuclear Engineering, Virginia Commonwealth University USA,...
متن کاملAn Efficient I/O Architecture for RAM-based Content-Addressable Memory on FPGA
Despite the impressive search rate of one key per clock cycle, the update stage of a random-access-memory-based content-addressable-memory (RCAM) always suffers high latency. Two primary causes of such latency include: (1) the compulsory erasing stage along with the writing stage and (2) the major difference in data width between the RCAM (e.g., 8-bit width) and the modern systems (e.g., 256-bi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2017
ISSN: 2169-3536
DOI: 10.1109/access.2017.2756702